

S32G-VNP-GLDBOX3

SOFTWARE ENABLEMENT GUIDE

M A R C H 2023



SECURE CONNECTIONS
FOR A SMARTER WORLD

PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.
ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.



CONTENTS SOFTWARE ENABLEMENT GUIDE

- Get Software and Tools for S32G3
- Install Software and Tools for S32G3
- Light Up RGB LED using S32 Real Time Drivers
- Enable Linux BSP On Cortex-A53 Core

Get Software and Tools for S32G3



SECURE CONNECTIONS
FOR A SMARTER WORLD

PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.
ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.



GET SOFTWARE AND TOOLS FOR S32G3

- Please go to: [S32G Processors for Vehicle Networking](#) and use your NXP account to sign in.

Sign In

Email Address or NXP Company ID

Password

[Sign in](#)

[Forgot your password?](#)



Don't have an account? [Register Now](#)

- Please firstly download the below software for enablement

Production	Install Packages
S32 Design Studio for S32 Platform	SW32G_S32DS_3.5.1_D2210.zip
	S32DS.3.5_b220726_win32.x86_64.exe
S32G3 - Real Time Drivers	SW32_RTD_4.4_4.0.0_DS_updatesite_D2210.zip

GET SOFTWARE AND TOOLS FOR S32G3

- Download S32G3 - Real Time Drivers and S32DS update package:
 - a. Please go to: <https://www.nxp.com/app-autopackagemgr/software-package-manager:AUTO-SW-PACKAGE-MANAGER> and choose S32G3 integrated Software Bundle(2023.02).
 - b. Choose Real-Time-Drivers 4.0.0 item and S32 Design Studio and Configuration Tools 3.5.1_D2210, download NXP_Multi_Install_XXX.exe.
 - c. Double click on NXP_Multi_Install_XXX.exe on your local PC to download the packages . You will find **SW32_RTD_4.4_4.0.0_DS_updates** **ite_D2210.zip** and **SW32G_S32DS_3.5.1_D2210.zip** in NXP_Multi_Installer_XXX folder.



GET SOFTWARE AND TOOLS FOR S32G3

- Download **S32DS.3.5_b220726_win32.x86_64.exe** from <https://www.nxp.com/design/software/development-software/s32-design-studio-ide/s32-design-studio-for-s32-platform:S32DS-S32PLATFORM>

1

1-5 of 42 downloads Sort by Newest/Date

IDE AND BUILD TOOLS

S32 Design Studio 3.5 - Windows/Linux FEATURED DOWNLOAD

FLEXERA Rev 3.5 Aug 1, 2022 1 KB S32DS-3-5

UPDATES AND PATCHES

NXP Embedded GCC 10.2 Compiler Tools for ARM v7 Embedded, build 1728 - Linux DOWNLOAD

BIN Rev 10.2 Sep 23, 2021 278990 KB NXP_GCC10_2_eARMv7_b1728_g5963bc8-bin
Sign in required

UPDATES AND PATCHES

NXP Embedded GCC 10.2 Compiler Tools for ARM v7 Embedded, build 1728 - Windows DOWNLOAD

EXE Rev 10.2 Sep 23, 2021 392036 KB NXP_GCC10_2_eARMv7_b1728_g5963bc8-exe
Sign in required

UPDATES AND PATCHES

NXP Embedded GCC 10.2 Compiler Tools for ARM v8, build 1728 - Windows DOWNLOAD

EXE Rev 10.2 Sep 23, 2021 248255 KB NXP_GCC10_2_eARMv8_b1728_g5963bc8-exe
Sign in required

UPDATES AND PATCHES

NXP Linux GCC 10.2 Compiler Tools for ARM v8 64-bit, build 1728 - Linux DOWNLOAD

BIN Rev 10.2 Sep 23, 2021 267766 KB NXP_GCC10_2_xARMv8_b1728_g5963bc8-bin
Sign in required

Product Download

S32 Design Studio for S32 Platform v.3.5

Files License Keys Notes Download Help

Note: For Windows OS, the user account designated for installing S32 Design Studio for the S32 Platform must be a member of the local Administrators security group.

Show All Files 8 Files

+	File Description	File Size	File Name
+	S32 Design Studio 3.5 development packages for offline use	4.6 GB	SW32_S32DS_OfflineDevPack_3.5.0_D2207.zip
+	S32 Design Studio 3.5 Release Notes	73 KB	S32DS_Release_Notes.pdf
+	S32 Design Studio 3.5.1 development packages for offline use, support for S32G	2 GB	SW32G_S32DS_3.5.1_D2210.zip
+	S32 Design Studio 3.5.1 development packages for offline use, support for S32R45	3.5 GB	SW32R45_S32DS_3.5.1_D22010.zip
+	S32 Design Studio Installation Guide	1.4 MB	S32DS_Installation_Guide.pdf
+	S32 Design Studio v3.5 Linux installer	1.3 GB	S32DS.3.5_b220726_linux.x86_64.bin
+	S32 Design Studio v3.5 Windows installer	1.6 GB	S32DS.3.5_b220726_win32.x86_64.exe
+	SCR file	15.9 KB	SCR_DS.txt

GET SOFTWARE AND TOOLS FOR S32G3

- Get S32DS activation Code:

Product Download

S32 Design Studio for S32 Platform v.3.5

3

Files License Keys Notes

[Download Help](#)

Note: For Windows OS, the user account designated for installing S32 Design Studio for the S32 Platform must be a member of the local Administrators security group.

Show All Files

8 Files

+	File Description	File Size	File Name
+	S32 Design Studio 3.5 development packages for offline use	4.6 GB	SW32_S32DS_OfflineDevPack_3.5.0_D2207.zip.zip
+	S32 Design Studio 3.5 Release Notes	73 KB	S32DS_Release_Notes.pdf
+	S32 Design Studio 3.5.1 development packages for offline use, support for S32G	2 GB	SW32G_S32DS_3.5.1_D2210.zip
+	S32 Design Studio 3.5.1 development packages for offline use, support for S32R45	3.5 GB	SW32R45_S32DS_3.5.1_D22010.zip
+	S32 Design Studio Installation Guide	1.4 MB	S32DS_Installation_Guide.pdf
+	S32 Design Studio v3.5 Linux installer	1.3 GB	S32DS.3.5_b220726_linux.x86_64.bin
+	S32 Design Studio v3.5 Windows installer	1.6 GB	S32DS.3.5_b220726_win32.x86_64.exe
+	SCR file	15.9 KB	SCR_DS.txt



License Information

4

S32 Design Studio for S32 Platform v.3.5

Item Description	S32 Design Studio version v.3.5
Order Number	S32DS-3-5_206898807
Purchase Order Number	
Total Number of Licenses:	101
Activation Code	<input type="text"/>
License Applicable to Product(s):	
<u>Version</u>	<u>Description</u>
3.5	S32 Design Studio for S32 Platform v.3.5 (View EULA)
101 Available	

Install Software and Tools for S32G3



SECURE CONNECTIONS
FOR A SMARTER WORLD


PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.
ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.




STEP 1: INSTALL S32 DESIGN STUDIO 3.5

- Double click on the downloaded S32DS.3.5_b220726_win32.x86_64.exe file to start installation.




- Click “Next” to install the software step by step. Input the Activation code got from page 5 and choose “Online”.




STEP 2: INSTALL DEVELOPMENT PACKAGES FOR S32G

- Open S32DS 3.5 and select a directory as workspace and select “Install New Software ...” option on Help menu.




- Add update package of S32DS.
 - a. Click on “Add” button ”
 - b. Click on “Archive” button in Add Repository dialog
 - c. Select the file SW32G_S32DS_3.5.1_D2210.zip and click on “open”
 - d. Click on “Add” button in Add Repository dialog




STEP 2: INSTALL DEVELOPMENT PACKAGES FOR S32G

- Select the four items as below and click on "Next>" button.




- Click on "Next>" button




STEP 2: INSTALL DEVELOPMENT PACKAGES FOR S32G

- Select the "I accept the terms of the license agreements" button and click on "Finish" button.




- Waiting for finishing the installation process and click on "Restart Now" button.




STEP 3: INSTALL S32G REAL-TIME DRIVERS

- Open S32DS 3.5 and select a directory as workspace and click “Install New Software ...” option on help menu




- Add development package of S32DS
 - a. Click on “Add...”
 - b. Click on “Archive” button in Add Repository dialog
 - c. Select SW32_RT_D_4.4_4.0.0_DS_updatesite_D2210.zip file and click on “open”
 - d. Click on “Add” button in Add Repository dialog.




SW32_RT_D_4.4_4.0.0_DS_updatesite_D2210.zip C

STEP 3: INSTALL S32G REAL-TIME DRIVERS

- Check the two items as below and click on “Next” to install step by step





- Click on “Next>” button




STEP 3: INSTALL S32G REAL-TIME DRIVERS

- Choose "I accept the terms of the license agreement." option and click on "Finish" button.
- Select "NXP USA\,INC.;null;NXP USA\,INC." option and click on "Accept selected" button.



STEP 3: INSTALL S32G REAL-TIME DRIVERS

- Waiting for finishing the installation process and click on "Restart Now" button.



Light Up RGB LED using S32 Real Time Drivers



SECURE CONNECTIONS
FOR A SMARTER WORLD



PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.
ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.



LIGHT UP RGB LED: HARDWARE RESOURCES


- Resources to be used: on-board RGB LED




- An RGB LED is a combination of three LED in one package: 1x Blue LED, 1x Red LED and 1x Green LED.
- On this guide, only the Blue LED(GPIO6) is used.

LIGHT UP RGB LED: CREATE PROJECT


- Create a new S32DS Application Project



- Input project name, select S32G399A(Boot core:M7) as processor, then click on “Next” button.




- Select required core and SDKs
 - a. Check only Cortex-M7_0 core option and uncheck other cores options.
 - b. Select 'PlatformSDK_S32XX**(4.0.0) as SDKs and click on “ok” button.
 - c. Click on “Finish” button to complete configuration.



LIGHT UP RGB LED: PINS CONFIGURATION

- Select the created project and open Pins tool




- Select peripheral Signals, input "SIUL2_0" and find out SIUL2_0 item




- Configure the corresponding gpio pins.
 - a. Check **gpio, 6** option.

- b. Click on "Output" button and "OK" button to complete the pin configuration.




LIGHT UP RGB LED: ADD GPIO DRIVERS


- Select the created project and open Peripherals tool



- Select "Siul2_Dio" option and click on "OK" button to add Siul2_Dio driver.




- Select Components to find out Drivers option and Click on "+" option.




LIGHT UP RGB LED: CHECK CONFIGURATION AND UPDATE CODE

- Open Pins tool to check configuration



#	Periph...	Signal	A...	Route...	Label	Identifi...	Power ...	Directi...	Outpu...	Open ...	Input ...	Slew R...	Pullup ...	Pull Sel...	Receiv...	Initial ...	IRQ Ed...	Digital ...	Max Fil...
Y9	SIUL2_0	gpio, 6	->	[Y9] P...		n/a	VDD_I...	Output	Enabled	Disabl...	Disabl...	FAST p...	Disabl...	Pulldo...	Differe...	Low	n/a	n/a	n/a

- Open Peripherals tool to check configuration



Components Peripherals

type filter text

MCAL

Drivers

osif_1 Siul2_Dio Siul2_Port

Siul2_Dio

Siul2_Dio Configuration [Drivers]


Name Siul2_Dio

Mode Non-Autosar mode

Name ConfigTimeSupport DioGeneral

Name Siul2_Dio

- Click on “Update Code” button.



RGB_LED_M7_0_M7_0 Update Code Functional Group BOARD InitPeripherals

Components Peripherals

type filter text

MCAL

Drivers

osif_1 Siul2_Dio Siul2_Port

Siul2_Dio

Siul2_Dio Configuration [Drivers]

Name Siul2_Dio


Mode Non-Autosar mode

Name ConfigTimeSupport DioGeneral

Name Siul2_Dio

LIGHT UP RGB LED: CHECK CONFIGURATION AND UPDATE CODE

- Click on "OK" button to start to update codes.



LIGHT UP RGB LED: APPLICATION CODE

- Add header files of project configuration and module drivers in main.c file

```
4 * All Rights Reserved.
5 *
6 * NXP Confidential. This software is owned or controlled by NXP and may only be
7 * used strictly in accordance with the applicable license terms. By expressly
8 * accepting such terms or by downloading, installing, activating and/or otherwise
9 * using the software, you are agreeing that you have read, and that you agree to
10 * comply with and are bound by, such license terms. If you do not agree to be
11 * bound by the applicable license terms, then you may not retain, install,
12 * activate or otherwise use the software.
13 *
14 * =====*/
15
16 /**
17 * @file main.c
18 *
19 * @addtogroup main_module main module documentation
20 * @{}
21 */
22
23 /* Including necessary configuration files. */
24 #include "Mcal.h"
25 #include "Clock_Ip.h"
26 #include "Siul2_Dio_Ip.h"
27 #include "Siul2_Port_Ip.h"
28
29 volatile int exit_code = 0;
30
31 /* User includes */
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
```

1

- Initialize clocks

```
> src
  > Clock_Ip_Data.c
  > Clock_Ip_Data1.c
  > Clock_Ip_Data2.c
  > Clock_Ip_Divider.c
  > Clock_Ip_DividerTrigger.c
  > Clock_Ip_ExtOsc.c
  > Clock_Ip_FracDiv.c
  > Clock_Ip_Frequency.c
  > Clock_Ip_Frequency1.c
  > Clock_Ip_Frequency2.c
  > Clock_Ip_Gate.c
  > Clock_Ip_IntOsc.c
  > Clock_Ip_Irq.c
  > Clock_Ip_Monitor.c
  > Clock_Ip_Pll.c
  > Clock_Ip_ProgFreqSwitch.c
  > Clock_Ip_Selector.c
  > Clock_Ip_Specific.c
  > Clock_Ip_Specific1.c
  > Clock_Ip_Specific2.c
  > Clock_Ip.c
```

2

```
> generate
  > include
  > src
    > Clock_Ip_BOARD_InitPeripherals_PBcfg.c
    > Clock_Ip_Cfg.c
    > Osf_Cfg.c
```

```
> generate
  > src
    > main.c
  > Debug_RAM
  > include.bak
  > Linker_Files.bak
  > err_bak
```

```
Outline Build Targets
Clock_Ip_CheckFracDividerClocks(const Clock_Ip_ClockConfigType*) : void
Clock_Ip_CheckGateClocks(const Clock_Ip_ClockConfigType*) : void
Clock_Ip_CheckPcfsClocks(const Clock_Ip_ClockConfigType*) : void
Clock_Ip_CheckCrmuClocks(const Clock_Ip_ClockConfigType*) : void
# CLOCK_IP_NO_CALLBACK
Clock_Ip_CallEmptyCallbacks(void) : void
Clock_Ip_ResetClockConfiguration(const Clock_Ip_ClockConfigType*) : void
Clock_Ip_CheckClockConfiguration(const Clock_Ip_ClockConfigType*) : void
# MCU_START_SEC_CODE
Mcu_MemMap.h
Clock_Ip_Init(const Clock_Ip_ClockConfigType*) : Clock_Ip_StatusType
Clock_Ip_InitClock(const Clock_Ip_ClockConfigType*) : void
Clock_Ip_GetPllStatus(void) : Clock_Ip_PllStatusType
Clock_Ip_DistributePll(void) : void
```



```
Outline Build Targets
StandardTypes.h
Clock_Ip_Private.h
# CLOCK_IP_BOARD_INITPERIPHERALS_PBCFG_VENDOR_ID_C
# CLOCK_IP_BOARD_INITPERIPHERALS_PBCFG_AR_RELEASE_MAJOR_VERSION_C
# CLOCK_IP_BOARD_INITPERIPHERALS_PBCFG_AR_RELEASE_MINOR_VERSION_C
# CLOCK_IP_BOARD_INITPERIPHERALS_PBCFG_AR_RELEASE_REVISION_VERSION_C
# CLOCK_IP_BOARD_INITPERIPHERALS_PBCFG_SW_MAJOR_VERSION_C
# CLOCK_IP_BOARD_INITPERIPHERALS_PBCFG_SW_MINOR_VERSION_C
# CLOCK_IP_BOARD_INITPERIPHERALS_PBCFG_SW_PATCH_VERSION_C
# MCU_START_SEC_CONFIG_DATA_UNSPECIFIED
Mcu_MemMap.h
Mcu_aClockConfigPB : const Clock_Ip_ClockConfigType[]
# MCU_STOP_SEC_CONFIG_DATA_UNSPECIFIED
Mcu_MemMap.h
```



```
64 */
65 int main(void)
66 {
67     /* Write your code here */
68
69     // Clocking
70     Clock_Ip_Init(Mcu_aClockConfigPB);
71
```



LIGHT UP RGB LED: APPLICATION CODE

• Initialize SIUL2

```
RTD
├── include
├── src
│   ├── Clock_Ip_Data.c
│   ├── Clock_Ip_Data1.c
│   ├── Clock_Ip_Data2.c
│   ├── Clock_Ip_Divider.c
│   ├── Clock_Ip_DividerTrigger.c
│   ├── Clock_Ip_ExtOsc.c
│   ├── Clock_Ip_FracDiv.c
│   ├── Clock_Ip_Frequency.c
│   ├── Clock_Ip_Frequency1.c
│   ├── Clock_Ip_Frequency2.c
│   ├── Clock_Ip_Gate.c
│   ├── Clock_Ip_IntOsc.c
│   ├── Clock_Ip_Irq.c
│   ├── Clock_Ip_Monitor.c
│   ├── Clock_Ip_Pll.c
│   ├── Clock_Ip_ProgFreqSwitch.c
│   ├── Clock_Ip_Selector.c
│   ├── Clock_Ip_Specific.c
│   ├── Clock_Ip_Specific1.c
│   ├── Clock_Ip_Specific2.c
│   ├── Clock_Ip.c
│   ├── Det_stub.c
│   ├── Det.c
│   ├── Oslf_Interrupts.c
│   ├── Oslf_Timer_System_Internal_Systick.c
│   ├── Oslf_Timer_System.c
│   ├── Oslf_Timer.c
│   ├── SchM_Dio.c
│   ├── SchM_Mcu.c
│   ├── SchM_Port.c
│   ├── Siul2_Dio_Ip.c
│   └── Siul2_Port_Ip.c
```

```
Outline Build Targets
  Port_MemMap.h
  Port_au32Siul2BaseAddr : const uint32[]
  PORT_STOP_SEC_CONST_32
  Port_MemMap.h
  PORT_START_SEC_VAR_CLEARED_UNSPECIFIED
  Port_MemMap.h
  pPort_Setting : const Siul2_Port_Ip_PinSettingsConfig*
  PORT_STOP_SEC_VAR_CLEARED_UNSPECIFIED
  Port_MemMap.h
  PORT_START_SEC_VAR_CLEARED_32
  Port_MemMap.h
  u32MaxPinConfigured : uint32
  PORT_STOP_SEC_VAR_CLEARED_32
  Port_MemMap.h
  PORT_START_SEC_CODE
  Port_MemMap.h
  Siul2_Port_Ip_PinInit(const Siul2_Port_Ip_PinSettingsConfig*) : void
  Siul2_Port_Ip_WriteMCRConfiguration(const Siul2_Port_Ip_PinSettingsConfig*) : void
  Siul2_Port_Ip_GetMSCRConfiguration(Siul2_Port_Ip_PinSettingsConfig*, const Siul2_Port_Ip_PortType*
  Siul2_Port_Ip_SetUserAccessAllowed(void) : void
  Siul2_Port_Ip_PinInit(const Siul2_Port_Ip_PinSettingsConfig*) : void
  Siul2_Port_Ip_WriteMCRConfiguration(const Siul2_Port_Ip_PinSettingsConfig*) : void
  Siul2_Port_Ip_GetMSCRConfiguration(Siul2_Port_Ip_PinSettingsConfig*, const Siul2_Port_Ip_PortType*
  Siul2_Port_Ip_SetUserAccessAllowed(void) : void
  Siul2_Port_Ip_Init(uint32, const Siul2_Port_Ip_PinSettingsConfig[]) : Siul2_Port_Ip_PortStatusType
  Siul2_Port_Ip_SetPullSel(Siul2_Port_Ip_PortType* const, uint16, Siul2_Port_Ip_PortPullConfig) : void
```

3



```
board
├── dcd_config.c
├── ivt_config.c
├── quadspi_config.c
├── Siul2_Port_Ip_Cfg.c
└── Siul2_Port_Ip_Cfg.h
```

```
Outline Build Targets
  Siul2_Port_Ip_Cfg.h
  SIUL2_PORT_IP_VENDOR_ID_CFG_C
  SIUL2_PORT_IP_AR_RELEASE_MAJOR_VERSION_CFG_C
  SIUL2_PORT_IP_AR_RELEASE_MINOR_VERSION_CFG_C
  SIUL2_PORT_IP_AR_RELEASE_REVISION_VERSION_CFG_C
  SIUL2_PORT_IP_SW_MAJOR_VERSION_CFG_C
  SIUL2_PORT_IP_SW_MINOR_VERSION_CFG_C
  SIUL2_PORT_IP_SW_PATCH_VERSION_CFG_C
  PORT_START_SEC_CONFIG_DATA_UNSPECIFIED
  Port_MemMap.h
  g_pin_mux_InitConfigArr0 : const Siul2_Port_Ip_PinSettingsConfig[]
  PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED
  Port_MemMap.h
```

```
src
├── main.c
├── include.bak
├── Linker_Files.bak
├── src.bak
└── Startup_Code.bak
```

```
45 */
46 int main(void)
47 {
48     /* Write your code here */
49     //Clock initialization
50     Clock_Ip_Init(Mcu_aClockConfigPB);
51     /* Initialize all pins using the Port driver */
52     Siul2_Port_Ip_Init(NUM_OF_CONFIGURED_PINS0, g_pin_mux_InitConfigArr0);
53 }
```

LIGHT UP RGB LED: APPLICATION CODE

- Add the implementation of lighting up LED

The image shows a screenshot of an IDE with several panels:

- Left Panel (Project Tree):** Shows the project structure under 'RTD'. The file 'Siul2_Dio_Ip.c' is highlighted with a red box.
- Outline Panel:** Lists source files. The function 'Siul2_Dio_Ip_WritePin(Siul2_Dio_Ip_GpioType* const, Siul2_Dio_Ip_PinsChannelType, Siul2_Dio_Ip_PinsLevelType): void;' is highlighted with a red box.
- Define Panel:** Lists various defines. The define '# PTA' is highlighted with a red box.
- Right Panel (Code Editor):** Shows the 'main' function. The call 'Siul2_Dio_Ip_WritePin(PTA, 6U, 0U);' is highlighted with a red box.

Annotations:

- A red box with the number '4' is placed above the function signature in the Outline panel.
- A blue plus sign is placed between the Outline and Define panels.
- A blue arrow points from the Define panel down to the main function in the code editor.

LIGHT UP RGB LED: BUILD PROJECT AND GENERATE .BIN FILE

- Open and modify the link file according to the noted information from reference manual of S32G3

NOTE

For application boot via the μ SDHC interface, when `BOOT_SEQ == 0`, the RAM start pointer for the application should not point between `34008000h` to `34008200`. This address range is used by BootROM for internal operation during boot via the μ SDHC interface. BootROM also uses **8 KB of SRAM memory starting at `34000000h`** for ADMA descriptors in case of μ SDHC boot. Application boot image should not overlap this location in case of μ SDHC boot.

```

40 ENTRY(Reset_Handler)
41
42 MEMORY
43 {
44     int_itcm           : ORIGIN = 0x00000000, LENGTH = 0x00000000 /* 0KB - Not Supported */
45     int_dtcM          : ORIGIN = 0x20000000, LENGTH = 0x00010000 /* 64K */
46     int_sram_shareable : ORIGIN = 0x272C0000, LENGTH = 0x00004000 /* 16KB */
47     int_sram           : ORIGIN = 0x34004000, LENGTH = 0x00400000 /* 4MB */
48     int_sram_stack_c0  : ORIGIN = 0x34404000, LENGTH = 0x00002000 /* 8KB */
49     int_sram_stack_c1  : ORIGIN = 0x34406000, LENGTH = 0x00002000 /* 8KB */
50     int_sram_stack_c2  : ORIGIN = 0x34408000, LENGTH = 0x00002000 /* 8KB */
51     int_sram_stack_c3  : ORIGIN = 0x3440A000, LENGTH = 0x00002000 /* 8KB */
52     int_sram_no_cacheable : ORIGIN = 0x34500000, LENGTH = 0x00100000 /* 1MB, needs to include int_results */
53     ram_rsvd2         : ORIGIN = 0x34600000, LENGTH = 0x000FFFFF /* End of SRAM */
54
55     LLCE_CAN_SHAREDMEMORY : ORIGIN = 0x43800000 LENGTH = 0x3C800
56     LLCE_LIN_SHAREDMEMORY : ORIGIN = 0x4383C800 LENGTH = 0xa0
57     LLCE_BOOT_END        : ORIGIN = 0x4383C8A0 LENGTH = 0x50
58     LLCE_MEAS_SHAREDMEMORY : ORIGIN = 0x4384FFDF LENGTH = 0x20
59 }
60

```


- Open the properties of project

- Check the “Create flash image” box and click on “Apply and Close”


- Select and build project, the .elf file will be generated

LIGHT UP RGB LED: BUILD PROJECT AND GENERATE .BIN FILE


- Re-open the properties of project, select “Raw binary” as output file format and click on “Apply and Close”



- Re-build the project




- The .bin file will be generated.




LIGHT UP RGB LED: MAKE IMAGE BY IVT TOOL


- Select the created project and open IVT tool



- Select M7_0 as Boot Target core and select SD/MMC/eMMC as Boot device type




- Uncheck Self-Test DCD, DCD and HSE to be reserved



LIGHT UP RGB LED: MAKE IMAGE BY IVT TOOL


- Export and save image



- Click on “Align” button to align address.




- Click on “Export Blob Image” to generate blob image and save final blob image.



LIGHT UP RGB LED: DOWNLOAD IMAGE INTO SD CARD

- Connect the UART0 port of S32G-VNP-GLDBOX3 with PC.



1


- Open S32FlashTool

OSDisk (C:) > NXP > S32DS.3.4 > S32DS > tools > S32FlashTool > GUI

Name	Date modified
configuration	2022/6/8 17:48
features	2022/6/6 17:36
jre	2021/6/28 12:41
p2	2022/6/6 17:36
plugins	2022/6/6 17:36
readme	2022/6/6 17:36
workspace	2022/6/8 16:15
artifacts.xml	2022/6/6 17:36
eclipsesec.exe	2022/6/6 17:36
s32ft.exe	2022/6/6 17:36
s32ft.ini	2022/6/6 17:36


2

- Set the port name of COM interface according to the actual condition of local PC.



LIGHT UP RGB LED: DOWNLOAD IMAGE INTO SD CARD

- Select S32G3xxx as the target image and set SD as Algorithm
- Insert SD Card into the slot of S32G-VNP-GLDBOX3, set SW3 on and set SW9,10 to select serial boot mode (Refer to [APPENDIX A](#))




6


Part Reference Number	Setting
SW9	1-OFF, 2-OFF
SW10	1-OFF, 2-OFF
SW3	ON

LIGHT UP RGB LED: DOWNLOAD IMAGE INTO SD CARD

- Click on "Upload target and algorithm to hardware..." button and the log should be shown as below.




- Click "Upload file to device..." button, set start address as 0x00 and select the generated blob image from page 30, click on "OK" button.



LIGHT UP RGB LED: DOWNLOAD IMAGE INTO SD CARD

- If the image downloading process is successful, the result log should be the similar as below.




LIGHT UP RGB LED: SET RDB2 AND RUN APPLICATION

- Set SW3, 4, 9,10 to select SD card boot mode and set SW11 into “ON” to connect RGB LED with S32G3 pin(Refer to [APPENDIX B](#))

Part Reference Number	Setting
SW3	ON
SW4	7-ON, Other-OFF
SW9	1-OFF, 2-OFF
SW10	1-ON, 2-OFF
SW11	ON

- Power on GLDBOX3, the RGB LED (U128) will be lighted in blue color.



Enable Linux BSP On Cortex-A53 Cores



SECURE CONNECTIONS
FOR A SMARTER WORLD

PUBLIC

NXP, THE NXP LOGO AND NXP SECURE CONNECTIONS FOR A SMARTER WORLD ARE TRADEMARKS OF NXP B.V.
ALL OTHER PRODUCT OR SERVICE NAMES ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. © 2023 NXP B.V.



STEP 1: INSTALL DEPENDENCES FOR DEFAULT YOCOTO

- The steps below have been validated on Ubuntu-18.04 LTS.

- Update the package manager

```
sudo apt-get update
```

- Install python 2x – 2.6 or newer

```
sudo apt-get install python
```

- Install git 1.8.3 or newer

```
sudo apt-get install git
```

- Install curl

```
sudo apt-get install curl
```

- Install repo

```
mkdir ~/bin
```

```
curl http://commondatastorage.googleapis.com
```

```
/git-repo-downloads/repo > ~/bin/repo
```

```
chmod a+x ~/bin/repo
```

```
PATH=${PATH}:~/bin
```

- Configure your git environment (you may skip this option if you have git already configured):

```
git config --global user.email "you@example.com"
```

```
git config --global user.name "Your Name"
```

STEP 2: DOWNLOAD YOCTO PROJECT ENVIRONMENT

- Create a dedicated directory for BSP

```
mkdir fsl-auto-yocto-bsp
```

```
cd fsl-auto-yocto-bsp
```

- Choose the BSP branch and initialize the Yocto project for BSP

```
repo init -u https://github.com/nxp-auto-linux/auto_yocto_bsp -b release/bsp35.0
```

```
repo sync
```

STEP 3: BUILD LINUX BSP IMAGE

- Prepare and confirm the building environment for the BSP

(Enter the directory `fsl-auto-yocto-bsp`)

`./sources/meta-alb/scripts/host-prepare.sh`

- Create build directory for target platform board

`source nxp-setup-alb.sh -m s32g399ardb3`

- Build BSP base Image

`bitbake fsl-image-base`

STEP 3: BUILD LINUX BSP IMAGE

- Waiting for the building process finish, the BSP image will be generated like below.

```
nx65398@lsv11051:~/fsl-auto-yocto-bsp-35.0/build_s32g399ardb3$ bitbake fsl-image-base
Loading cache: 100% |#####| Time: 0:00:01
Loaded 4898 entries from dependency cache.
Parsing recipes: 100% |#####| Time: 0:00:02
Parsing of 3301 .bb files complete (3300 cached, 1 parsed). 4901 targets, 264 skipped, 6 masked, 0 errors.
NOTE: Resolving any missing task queue dependencies

Build Configuration:
BB_VERSION      = "1.48.0"
BUILD_SYS      = "x86_64-linux"
NATIVELSBSTRING = "universal"
TARGET_SYS     = "aarch64-fsl-linux"
MACHINE        = "s32g399ardb3"
DISTRO         = "fsl-auto"
DISTRO_VERSION = "35.0"
TUNE_FEATURES  = "aarch64 armv8a crc cortexa53 crypto"
TARGET_FPU     = ""
meta
meta-poky
meta-yocto-bsp = "HEAD:6a751048e50c00261d99c2d8d69534f7a8da38a9"
meta-oe
meta-multimedia
meta-python    = "HEAD:f3f7a5f1a4713f145107bb043e0d14cb3a51c62f"
meta-python2  = "HEAD:3fae17aeca0e6d82f56965fe501bf7080c671df8"
meta-networking
meta-gnome
meta-filesystems
meta-websvr
meta-perl
meta-xfce     = "HEAD:f3f7a5f1a4713f145107bb043e0d14cb3a51c62f"
meta-virtualization = "HEAD:fa093228c02c4a42da1f9abb77c4c57d70d5a212"
meta-optee    = "HEAD:fb96032b38e3064290ab0891238c92d47a45f151"
meta-security = "HEAD:3daf99fd138b0eebe864bbe1b9c71241d97c4512"
meta-freescale = "HEAD:41d4f625c6db7a778f0f9a735c2cb48e023bc49b"
meta-alb     = "HEAD:80cfe1f8d78da5bc46d646942047cd5ec13c3e11"

WARNING: /opt/user/nx65398/fsl-auto-yocto-bsp-35.0/sources/meta-alb/recipes-kernel/linux/linux-s32_5.10.bb:do_compile is tainted for a forced run
Initialising tasks: 100% |#####| Time: 0:00:03
State summary: Wanted 25 Found 0 Missed 25 Current 1843 (0% match, 98% complete)
NOTE: Executing Tasks
NOTE: Task Summary: Attempted 4822 tasks of which 4748 didn't need to be rerun and all succeeded.

Summary: There was 1 WARNING message shown.
```

- The generated BSP image(**fsl-image-s32g399ardb3-xxx.rootfs.sdcard**) is located at "**<builddirectory>/tmp/deploy/images/s32g399ar db3/**".

```
nx65398@lsv11051:~/fsl-auto-yocto-bsp-35.0/build_s32g399ardb3/tmp/deploy/images/s32g399ardb3$ ls
boot.scr                               s32g399a-rdb3--5.10.145-r0-s32g399ardb3-20230227091216.dtb
boot.source                             s32g399a-rdb3.dtb
fip.s32-qspi                             s32g399a-rdb3-s32g399ardb3.dtb
fip.s32-sdcard                           tools
fsl-image-base-s32g399ardb3-20230202063624.rootfs.cpio.gz.u-boot u-boot.bin
fsl-image-base-s32g399ardb3-20230202063624.rootfs.ext4          u-boot.bin-qspi
fsl-image-base-s32g399ardb3-20230202063624.rootfs.manifest      u-boot.bin-sdcard
fsl-image-base-s32g399ardb3-20230202063624.rootfs.sdcard       u-boot-flashenv-s32g399ardb3-1.0+fslgit-r0.bin
fsl-image-base-s32g399ardb3-20230202063624.rootfs.tar.gz       u-boot-flashenv-s32g399ardb3.bin
fsl-image-base-s32g399ardb3-20230202063624.testdata.json       u-boot-flashenv-sd-s32g399ardb3-1.0+fslgit-r0.bin
fsl-image-base-s32g399ardb3.cpio.gz.u-boot                    u-boot-flashenv-sd-s32g399ardb3.bin
fsl-image-base-s32g399ardb3.ext4                               u-boot-nodtb.bin-qspi
fsl-image-base-s32g399ardb3.manifest                          u-boot-nodtb.bin-sdcard
fsl-image-base-s32g399ardb3.sdcard                             u-boot-qspi-2020.04-r0.bin
fsl-image-base-s32g399ardb3.tar.gz                             u-boot-s32g399ardb3.bin
fsl-image-base-s32g399ardb3.testdata.json                    u-boot-s32g399ardb3.bin-qspi
Image                                                            u-boot-s32g399ardb3.bin-sdcard
Image--5.10.145-r0-s32g399ardb3-20230227091216.bin           u-boot-sdcard-2020.04-r0.bin
Image-s32g399ardb3.bin                                          xen
modules--5.10.145-r0-s32g399ardb3-20230227091216.tgz        xen-s32g399ardb3
modules-s32g399ardb3.tgz                                       xen-s32g399ardb3.efi
```

STEP 4: DOWNLOAD BSP IMAGE INTO SD CARD: IN LINUX

- Insert SD/MMC card reader into PC and identify the device node assigned to the SD/MMC card. It is assumed that the device assigned is **/dev/sdb**.

```
cat /proc/partitions
major minor #blocks name
8 0 85647168 sda
8 1 82628608 sda1
8 2 1 sda2
8 5 3015680 sda5
11 0 58258 sr0
8 16 7707648 sdb
8 17 7703552 sdb1
```

- Copy the generated image from page 39 to SD card device using dd command like below:

```
sudo dd if=./fsl-image-base-s32g399ardb3-xxx.rootfs.sdcard of=/dev/sdb bs=1M && sync
```

```
jevon@jevon-virtual:~/Desktop/author$ sudo dd if=./fsl-image-base-s32g399ardb3-20220609034839.rootfs.sdcard of=/dev/sdb bs=1M && sync
[sudo] password for jevon:
17+1 records in
17+1 records out
18493440 bytes (18 MB, 18 MiB) copied, 3.96248 s, 4.7 MB/s
```

Note: The steps in this page are only supported in Linux environment, if the user want to download the BSP image into SD card on Windows, please follow the steps on the next page.

STEP 4: DOWNLOAD BSP IMAGE INTO SD CARD: IN WINDOWS

1. Install and Run Cygwin as administrator
2. Before inserting SD card into the slot, run “`cat /proc/partitions`” cmd and note the current devices.

```
$ cat /proc/partitions
major minor #blocks name win-mounts
8 0 500107608 sda
8 1 307200 sda1
8 2 524288 sda2
8 3 131072 sda3
8 4 499143680 sda4 C:\
```

3. After inserting SD card into the slot, run `cat /proc/partitions` again and find out the SD card descriptor

```
$ cat /proc/partitions
major minor #blocks name win-mounts
8 0 500107608 sda
8 1 307200 sda1
8 2 524288 sda2
8 3 131072 sda3
8 4 499143680 sda4 C:\
8 16 15224832 sdb
8 17 15220736 sdb1 D:\
```

4. Erase the sub-partition info on the SD card
`dd if=/dev/zero of=/dev/sdb bs=512 count=1 && sync`

```
$ dd if=/dev/zero of=/dev/sdb bs=512 count=1 && sync
1+0 records in
1+0 records out
512 bytes copied, 0.0033774 s, 152 kB/s
```

5. Copy the generated BSP image to the local folder on Windows and switch to the directory of folder by Cygwin. Burn all contents of the BSP image but the first four mega bytes into the SD card.

```
dd if=fsl-image-base-s32g399ardb3-xxx.rootfs.sdcard of=/dev/sdb
bs=1M skip=4 seek=4 && sync
```

```
$ dd if=fsl-image-base-s32g399ardb3-20220609034839.rootfs.sdcard of=/dev/sdb bs=1M skip=4 seek=4 && sync
100+0 records in
100+0 records out
104857600 bytes (105 MB, 100 MiB) copied, 20.3374 s, 5.2 MB/s
```

6. Burn the first four mega bytes of the BSP image into the SD card

```
dd if=fsl-image-base-s32g399ardb3-xxx.rootfs.sdcard of=/dev/sdb
bs=1M count=4 && sync
```

```
$ dd if=fsl-image-base-s32g399ardb3-20220609034839.rootfs.sdcard of=/dev/sdb bs=1M count=4 && sync
4+0 records in
4+0 records out
4194304 bytes (4.2 MB, 4.0 MiB) copied, 0.564993 s, 7.4 MB/s
```

Note:


If the following prompt appears, please follow the steps below

```
dd: error writing '/dev/sdb': Permission denied
1+0 records in
0+0 records out
0 bytes copied, 0.0063647 s, 0.0 kB/s
```

- ① Take out the SD card and insert it again
- ② Execute `dd if=/dev/zero of=/dev/sdb bs=512 count=1 && sync`
- ③ Take out the SD card and insert it again
- ④ Burn the image to the SD card

STEP 5: SELECT BOOT MODE OF RDB2

- Set GLDBOX3 to SD card boot mode



Part Reference Number	Setting
SW3	ON
SW4	7-ON, Other-OFF
SW9	1-OFF, 2-OFF
SW10	1-ON, 2-OFF

STEP 6: RUN LINUX BSP

- Connect UART cable to UART0. Then open serial terminal and configure COM port, the baud rate is 115200.

Tera Term: Serial port setup and connection

Port: COM19

Speed: 115200

Data: 8 bit

Parity: none

Stop bits: 1 bit

Flow control: none

Transmit delay
0 msec/char 0 msec/line


Device Friendly Name: USB Serial Port (COM19)
Device Instance ID: FTDIBUS\VID_0403+PID_6001+AU00MD3I
Device Manufacturer: FTDI
Provider Name: FTDI
Driver Date: 8-16-2017
Driver Version: 2.12.28.0

- Power up the S32G-VNP-GLDBOX3 and view print message in serial terminal

```
[ OK ] Reached target Network.
[ OK ] Reached target Host and Network Name Lookups.
[ OK ] Finished Rebuild Dynamic Linker Cache.
Starting Update is Completed...
[ OK ] Finished Update is Completed.
[ OK ] Finished Run pending postinsts.
[ OK ] Reached target System Initialization.
[ OK ] Started Daily Cleanup of Temporary Directories.
[ OK ] Reached target Timers.
[ OK ] Listening on D-Bus System Message Bus Socket.
[ OK ] Reached target Sockets.
[ OK ] Reached target Basic System.
[ OK ] Started Kernel Logging Service.
[ OK ] Started System Logging Service.
[ OK ] Started D-Bus System Message Bus.
[ OK ] Started Respond to IPv6 Node Information Queries.
[ OK ] Started Network Router Discovery Daemon.
[ OK ] Started Hardware RNG Entropy Gatherer Daemon.
6.684600] random: crng init done
6.684614] random: 137 urandom warning(s) missed due to ratelimiting
Starting User Login Management...
Starting Permit User Sessions...
[ OK ] Finished Load/Save Random Seed.
[ OK ] Finished Permit User Sessions.
[ OK ] Started Getty on tty1.
[ OK ] Started Serial Getty on ttyLF0.
[ OK ] Reached target Login Prompts.
[ OK ] Started User Login Management.
[ OK ] Reached target Multi-User System.
Starting Update UTMP about System Runlevel Changes...
[ OK ] Finished Update UTMP about System Runlevel Changes.

Auto Linux BSP 35.0 s32g399ardb3 ttyLF0
s32g399ardb3 login: █
```

APPENDIX A: S32G-VNP-GLDBOX3 SERIAL BOOT SWITCH SETTINGS



ALL-OFF



SW9



1st-OFF
2nd-OFF



SW10

Compare with default setting, the 1st of SW10 need to be changed

APPENDIX B: S32G-VNP-GLDBOX3 SD-CARD BOOT AND LED LIGHT UP SWITCH SETTINGS



LEGAL INFORMATION

• Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

• Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

LEGAL INFORMATION

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

LEGAL INFORMATION

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

- **Trademarks**

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.



SECURE CONNECTIONS
FOR A SMARTER WORLD